|
|
Home > About us > Core competitiveness |
|
|
 |
|
|
|
|
|
|
|
Core competitiveness (100% owned IP) |
|
|
Low Cost Package in Chip Size |
|
|
Cost effective to traditional package |
Package downsize , more slim, and higher density. |
Better electrical performance. |
High production throughput, and short lead-time. |
|
|
Redistribution Layer and Bumping Service |
|
|
RDL with pitch 20/20um Line/Space |
Wafer Solder Bumping 250um pitch |
|
|
Module Solution |
|
|
Integaration/customer desinged RDL + PCB |
|
|
Cost effective, wafer-in/Module-out |
|
|
|
|